# TECHNICAL MANUAL NS11L MEMORY CARD ASSEMBLY



# TECHNICAL MANUAL NS11L MEMORY CARD ASSEMBLY

This document, and all subject matter disclosed herein, are proprietary items which National Semiconductor Corporation retains the exclusive rights of dissemination, reproduction, manufacture, and sale. This document is submitted in confidence for consideration by the designated recipient or intended using organization alone, unless permission for further disclosure is expressly granted in writing by National Semiconductor Corporation.



Copyright © 1980 National Semiconductor Corporation

# TABLE OF CONTENTS

SECTION	PAGE	
I GENERAL DESCRIPTION	1-2	
Introduction	1-2	
Purpose	1-2	
Physical Description	1-2	
Functional Description	1-4	
General Specifications	1-4	
Environmental Specifications	1-6	
Reliability	1-8	
II INSTALLATION AND MAINTENANCE	2-1	
General	2-1	
Safety	2-7	
Unpacking and Inspection	2-8	
Switch Settings	2-9	
CSR Address Assignment	2-10	
Battery Back Up	2-11	
I/O Configurations	2-11	
Installation	2-11	
Post Installation Checks	2-12	
Maintenance	2-13	
III THEORY OF OPERATION	3-1	
General	3-1	
Interface	3-1	
Addressing	3-7	
Timing and Control	3-11	
Memory Array	3-14	
Data Path	3-16	
CSR/Parity Operation	3-16	
DC to DC Convertor	3-21	
IV DRAWINGS	Appendix A	

# FIGURES

FIGURE		PAGE
1-2 2-1 3-1 3-2 3-3 3-4 3-5 3-6	Address Block Diagram Timing and Control Block Diagram Memory Array Block Diagram	1-1 1-3 2-15 3-4 3-10 3-13 3-15 3-17 3-23
	TABLES	
TABLE		
1-2 1-3 1-4 2-1 2-2 2-3 2-4 2-5 2-6 2-7	Access/Cycle Times Operating Modes Switch Designations & Settings Starting Address Starting Address I/O Space Size Select CSR Address Select Memory Size Select	1-3 1-5 1-5 1-6 2-2 2-3 2-3 2-4 2-4 2-5 2-6




Fig. 1-]

#### SECTION I

#### GENERAL DESCRIPTION

# 1.1 INTRODUCTION

This manual contains four sections which describe the NS11L Add-in Memory System. This information includes a general description, an installation and maintenance section, theory of operation, and a section containing assembly drawings, schematics, and bill of materials. Figure 1-1 is a photograph of the NS11L Add-In Memory System.

# 1.2 PURPOSE

The NS11L, P/N-980103841, is designed for use with DEC \* PDP-11 CPU's. The NS11L is directly compatible with any DEC UNIBUS/Modified UNIBUS/SPECIAL UNIBUS type backplane.

# 1.3 PHYSICAL DESCRIPTION

The NS11L memory is contained on one multilayer printed circuit card. See Table 1-1 for the physical dimensions of the NS11L.

<sup>\*</sup> DEC, UNIBUS, modified UNIBUS, and PDP11 are registered trade marks of Digital Equipment Corp., Maynard Mass.

Table 1-1 NS11L Dimensions

Thickness	.480	inches	
Height	8.630	inches	
Length	15,687	inches	

The NS11L memory is designed to mount on a minimum centerto-center board spacing of 0.50". Two card ejectors permit easy removal of the card.

Figure 1-2 is a connector locator diagram.




FIGURE 1-2

#### 1.3.1 I/O Connectors

The NS11L Memory is designed to fit mechanically into the following PDP-11 backplanes:

- 1. DD11-DK slots 2-8
- 2. DD11-PK slots 3-8
- 3. DD11-CK slots 2-3

For installation in backplanes not listed above, the backplane connector pin assignments must be compatible with the NSllL pin assignments as listed in Table 3-1.

# 1.4 FUNCTIONAL DESCRIPTION

The NS11L is a 128Kx18 bit Add-In Memory for the DEC PDP-11 family of minicomputers. The NS11L board requires +5V only and generates +12V and -5V with an on board DC-to-DC converter. The board is designed for maximum reliability and speed. Additionally, the board contains an on-board CSR register, eliminating the need for a DEC M-7850 parity controller. The NS11L is completely hardware and software compatible with all DEC systems as described in paragraph 1.2.

# 1.5 GENERAL SPECIFICATIONS

The following tables list the general specifications of the NS11L Add-In Memory. Table 1-2 lists the power requirements and Table 1-3 lists access and cycle times.

Table 1-2 NS11L Power Requirements

		Current-Amps					
Supply Voltage	Opera	tional	Sta	andby	Battery Back-up		
	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	
+5V	4.5	5.0	3.7	3.8	ø	Ø	
+5V <sub>BB</sub>	.9	1.0	.9	1.0	. 9	1.0	

Table 1-3 Access and Cycle Times

READ			
	Cycle Time Access Time Parity Access Time		MIN MAX MAX
	CSR ACCESS	100ns	MAX
WRITE	Ε		
	Cycle Time Access Time (Add/Data	•	MIN
		100ns	MAX
REFRE	ESH		
	Cycle Time	405ns	WIII

(Cycle requests made during a refresh will extend the cycle and access time an additional  $405\,\mathrm{ns}$  Max).

# NOTE:

1) Cycle time - The interval between memory reception of Bus MSYN L (at reciever input) and the availability of the memory to respond to the next Bus MSYN L.

2) Access Time - The interval between memory reception of Bus MSYN L and the assertion of Bus SSYN L.

# 1.5.1 Operating Modes

The operating mode of the memory is determined by the state of the CO and Cl control lines and the AO address line.

These modes are defined in Table 1-4 shown below.

A0 C1C0 COMMAND OPERATION 0 0 Х DATI Read Х 1 DATIP Read Х 1 0 DATO Write Word 0 1 1 DATOB 0 Write Byte 0 1 1 Write Byte 1 1 DATOB 1

Table 1-4 Operating Modes

NOTE:

Logic 1=0 volts (LOW)

Logic 0=+ 3.4 volts (HIGH)

# 1.6 ENVIRONMENTAL SPECIFICATIONS

The NS11L is designed to operate over a variety of environmental conditions. Listed below are the environmental conditions and specifications.

# 1.6.1 Operating Specifications

- TEMPERATURE......Ambient Air temperature range of  $0^{\circ}C$
- THERMAL SHOCK.....The NS11L Memory can withstand a thermal shock with a maximum rate of change of 30°C per hour during operation.

- HUMIDITY......The Memory has been designed to operate in a relative humidity of up to 95% (without condensation).
- ALTITUDE......The system is capable of operation
   at altitudes from -1,000 feet msl to
   +10,000 feet msl.
- COOLING......Suggested minimum air flow for the NS11L Memory is 25 cfm.

# 1.6.2 Shipping and Storage Specifications

- TEMPERATURE......The NS11L Memory can withstand a temperature range of -40°C to +85°C during shipment or storage.
- $\bullet$  THERMAL SHOCK.....A thermal rate of change as high as  $10^{\,\rm O}\text{C per minute can be tolerated by}$  the Memory.
- ALTITUDE..... A Shipping Altitude of 40,000 feet can be withstood.
- MECHANICAL SHOCK....The NS11L Memory, housed in its shipping container, can tolerate mechanical shock resulting from drop tests performed in accordance with MIL-STD-810B, Method 516, procedure V, without exhibiting damage or degradation.

# 1.7 RELIABILITY

This card was designed to the best commercial standards of workmanship. Vigorous testing is conducted (including testing over operating temperature range) to ensure a reliable service of ten years at 24-hours per day usage (exclusive of routine maintenance time). The design is such that catastrophic failure occurrence is minimized and minimal propagation of such failure will be experienced. Calculated MTBF using A+ logic and MIL Handbook 217B (where applicable) is 28,873 hours.

#### SECTION II

#### INSTALLATION AND MAINTENANCE

# 2.1 GENERAL

The NS11L Memory is ready for installation upon receipt; however, the memory size and address switches and the option jumpers must be checked before the card is installed. Refer to paragraphs 2.4 thru 2.7., and Tables 2-1 through 2-7, for switch and jumper information.

The NS11L is completely compatible with DEC's PDP-11 computers and all standard DEC peripheral devices. It can be used in both parity and non-parity systems.

For installation in backplanes not listed below, the subject backplane connector pin assignments must be compatible with the NS11L pin assignments listed in Table 3-1.

The Memory is directly plug-compatible into the following DEC backplanes:

- DD11-DK (slots 2-8)
- DD11-PK (slots 3-8)
- DDll-CK (slots 2-3)

TABLE 2-1

#### SWITCH DESIGNATIONS AND SETTINGS




TABLE 2-2

UNIBUS STARTING	MEMORY STARTING	SW	ITCH	SET	TING	•
ADDRESS (OCTAL)	ADDRESS				S1-2	S1 <b>-</b> 1
000000	0K	0	0	0	0	0
020000	4K	ŏ	0	0	ő	1
040000	8K	ŏ	0	0	1	ว
060000	12K	o.	0	0	i	1
100000	16K	0	0	1	0	ō
120000	20K	ŏ	0	li	0	1
140000	24K	ő	0	l i	1	0
160000	28K	ŏ	0	li i	i	1
200000	32K	Ö	1	0	0	ō
220000	36K	0	1	0	0	1
240000	40K	ő	i	0	1	ō
260000	44K	ŏ	1	0	i	1
300000	48K	ő	i	ĭ	0	Ŏ
320000	52K	Ö	1	li	0	1
340000	56K	ŏ	1	i	1	ō
360000	60K	ŏ	i	Ιī	ī	1
40000	64K	1	ō	ō	ō	ō
420000	68K	1	0	ő	ŏ	ĭ
440000	72K	1 1 1	0	ŏ	ĭ	ō
460000	76K	ī	0	ŏ	ī	ĭ
500000	80K	ī	ő	ı.	ō	ō
520000	84K	ī	ŏ	ī	ŏ	ĭ
540000	88K		ŏ	ī	ĭ	ō
560000	92K	ī	ŏ	ī	ī	ĭ
600000	96K	ī	ĭ	ō	ō	ō
620000	100K	1 1 1 1	ī	ŏ	ŏ	ĭ
640000	104K	ī	ī	ŏ	ĭ	ō
660000	108K	ī	ī	ŏ	ī	ĭ
700000	112K	ī	ī	ĭ	ō	ō
720000	116K	1	ī	ī	ŏ	ĭ
740000	120K	ī	ī	ī	ì	ō
760000	124K	. ī	ī	ī	ī	ĭ
				I		

- NOTES
  A. 0=OPEN (OFF)
  1=CLOSED(ON)
- B. For 18 bit addressing, S1-6, S1-7, S1-8 and S2-8 must be open. For 22 Bit addressing, see Table 2-5.

TABLE 2-3

SPECIAL BUS STARTING ADDR (OCTAL)	MEMORY STARTING ADDRESS	Company of the Compan	TCH S1-8		ING S1-6
00000000 01000000 02000000 03000000 04000000 05000000 07000000 1000000 11000000 12000000 13000000 14000000 15000000 17000000	0K 128K 256K 384K 512K 640K 769K 896K 1024K 1152K 1280K 1408K 1536K 1664K 1792K	0 0 0 0 0 0 0 1 1 1 1	00001111000011111	0 0 1 1 0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1 0 1 0 1

# NOTES

- 0=OPEN (OFF) 1=CLOSED (ON)
- B. For 22 bit address operation, S2-7 must be closed.

TABLE 2-4

I/O SPACE SIZE SELECT

I/O SPACE	SWITCH SETTING					
SIZE	S2-2	S2-1				
8K	. 0	0				
4K	1	0				
2K	1	1				

TABLE 2-5
CSR ADDRESS SELECT

CSR ADDRES	SS SELECTION	SWT	rch si	ምጥ T NO	3
UNIBUS ADDRESS	SPECIAL BUS ADDRESS	S3-4	s3-3	s3-2	s3-1
772100	17772100	1	1	1	1
772102	17772102	1	1	1	0
772104	17772104	1	. 1	0	1
772106	17772106	1	1	0	0
772110	17772110	1	0	1	1
772112	17772112	1	0	1	0
772114	17772114	1	0	0	1
772116	17772116	1	0	0	0
772120	17772120	0	1	1	1
772122	17772122	. 0	1	1	0
772124	17772124	. 0	1	0	1
772126	17772126	0	1	0	0
772130	17772130	0	0	1	1
772132	17772132	0 .	0	1	0
772134	17772134	0	0	0	1
772136	17772136	0	0	0	0

0=OPEN (off) 1=CLOSED (on)

TABLE 2-6
MEMORY SIZE SELECTION

ON BOARD MEMORY CAPACITY	SWITCH SETTING						
	S3-8	S3-7	S3-6	S3-5			
8K	0	0	0	0			
16K	0	0	0	1			
24K	0	0	1	, 0			
32K	0	0	1	1			
40K	0	1	0	0			
48K	0	1	0	1			
56K	0	1	1	0			
64K	0	1	1	1			
72K	1	0	0	0			
80K	1	0	0	<u></u>			
88K	1	0	1	0			
96K	1	0	1	1			
104K	1	1	0	0			
112K	1	1	0	1			
120K	1	1	1	0			
128K	1	1	1	1			

0= OPEN (off) 1= CLOSED (on )

TABLE 2-7

JUMPER PLACEMENT CHART

JUMPE	R FUNCTION	INSTALLED	REMOVED
Wl	+12V From Convertor to Array	Normal	During Test
W2	+V To Array	During Test	Normal
w3	Not Used		Normal
W4	-5V From Convertor to Array	Normal	During Test
₩5	-V To Array	During Test	Normal
W6	Not Used		Normal
W7		Normal	<b>.</b>
W8	·		Normal
W9			Normal
W10	8K Partial RAM	Normal	
W11	Configuration (Not Used)		Normal
W12	<b>)</b>		Normal
W13	Internal Refresh Disable	· <b>-</b> -	Normal
W14	External Refresh In		Normal
W15	+20V (AV2) In		Normal
W16	+15V Batt. (ARl) In	During Test	Normal
W17	+5V Batt. (BD1) to +5VB Plane	For Batt. Back up	Normal
W18	+5V to +5VB Plane	Normal	For Batt. Back up
W19	I/O Space Disable		Normal

Memory boards will be shipped with the jumpers in the "NORMAL" configuration.

#### CAUTION

Do not attempt to install the NS11L Memory board into DEC backplanes listed below or damage to the equipment could result:

- MF11-U
- MF11-W

Maintenance of the NS11L is minimal, enhanced by the use of fixed timing sequences. Refer to paragraph 2.10 for maintenance information.

# 2.2 SAFETY

The following safety precautions should be observed during installation and maintenance:

#### WARNING

Proper concern for the safety of all personnel is vital when installing equipment. The following safety practices should always be observed, or injury could occur.

### 2.2.1 Power

Remove all power from the system before installation using the related facility and/or system circuit breakers. Remove the AC power plug from the AC receptacle. (This is particularly important when cards or components are to be removed).

- 2. Tag all system circuit breakers with WARNING tags to ensure that circuit breakers will not be inadvertently turned on during installation.
- 3. When it is necessary to work on a system where power is present, never work alone. Two people must always be present when work is being done within a system, or on an interconnecting cable whenever system power is applied.

#### 2.2.2 Fire

- Good housekeeping is a significant factor in fire and accident prevention. Keep benches and working areas clear of unnecessary articles.
- 2. Ensure fire extinguishers of the CO<sub>2</sub> type (for electrical fires) are readily available.

# 2.3 UNPACKING AND INSPECTION

Follow the steps listed below to unpack and inspect the NS11L Memory board.

- 1. Remove all packing materials. (Failure to do so could result in damage to the equipment and present a fire hazard); store the reusable packing materials for future use.
- 2. Remove the Memory board from its container.
- 3. Inspect the board for visual damage, checking for bent stiffener, damaged IC's, broken wires or connectors, dislocated or broken switches or indicators, etc.

  Certain damage may not be detected until power has been applied and diagnostics performed.

NOTE: Visually damaged or inoperative boards should be

returned to: NATIONAL SEMICONDUCTOR

2900 Semiconductor Drive

Santa Clara, California 95051

# 2.4 ADDRESS AND I/O SWITCH CONFIGURATIONS

#### 2.4.1 Address

The NS11L Memory will accept a full 22 bit address with the least significant bit being used for Byte selection. The address lines to the memory are single rail; the addressing mode may be random. The address lines are identified as A0 through A21.

The NS11L may be used for expansion to 2M words using the 22 bits of address. When this expansion is used, address I/O pin assignments are as follows:

BUS A18-BE2 BUS A19-BE1 BUS A20-AP1 BUS A21-AN1

A0 is used for Byte selection. Al through A21 are decoded for one of 2,097,152 address locations.

Al3 through A21 are 'strappable' on the memory module. These address lines may be strapped to set the initial address for a memory module. Nine switch positions located at S1 and S2 are provided to set the initial address. Five positions are used for initial address selection in the 0-128K address range.

The remaining four positions can be used for expansion to 2M words. See Table 2-2 for 0-128K Select. See Table 2-3 for expansion to 2M word. Address selection is in 128K blocks to 2M word. Addresses Al8 thru A21 are switch settable via switches per Table 2-3. Address buffer for Al8-A21 must be enabled by closing switch S2-7. For system expansion beyond 128K, Table 2-2 is used in conjunction with Table 2-3 to ascertain required switch settings.

Table 2-1 is a general guide to the address and I/O switch configurations, and lists the pages of this guide for switch selection. (See page 2-2).

# 2.5 CSR ADDRESS ASSIGNMENT

The NS11L contains an on-board CSR, which contains error information in the event of a parity error. There are 16 possible CSR addresses as listed in Table 2-5. When the NS11L is used in conjunction with DEC parity memory and a DEC M7850 parity controller, or multiple NS11L's, the CSR addresses of the M7850 and NS11L's must not be the same. The CSR can be disabled by closing switch S2-3. See Table 2-5 for CSR address selection.

NOTE: CSR address has no relevance to the memory starting address or storage capacity of the NSllL.

#### 2.6 BATTERY BACK UP

The NS11L can be configured for battery back up by installing jumper W17 and removing jumper W18. See Table 2-7 for a list of jumper configurations.

# 2.7 I/O CONFIGURATIONS

### A. I/O Space Selection

The NS11L has a normal reserved I/O space of 4K but can be selectable to either 8K or 2K. The I/O space normally resides between 124K and 128K for Unibus operation. I/O space will reside at the top of the 2M words for 22-Bit address operation. See Table 2-4 for I/O space size selection switch settings.

# B. Memory Size Selection

The NS11L can be configured in 8K increments to 128K. Memory size must be set according to actual board capacity. See Table 2-6 for memory size select switch settings.

# 2.8 INSTALLATION

Perform the following steps in the order listed to install the NS11L Memory board:

- Verify that the PDP11 system is performing properly by running the appropriate memory diagnostics <u>before</u> any changes to the CPU configuration are made.
- Verify that jumper connections (Table 2-7) and switch settings (Tables 2-1 through 2-6) are correct according to the memory starting address, memory size, CSR address,

I/O space, and battery back-up, as per sections 2.4 thru 2.7.

- Turn off CPU power.
- 4. Carefully slide the memory into the selected slot. Be sure that the component side faces the correct direction, and that the board is aligned in the card guides. Insert and remove slowly so contact is not made with adjacent boards. When the memory has engaged the connectors, press firmly on the card and seat it by exerting equal pressure on the two ejectors.
- 5. Replace any cables, covers, panels, etc., which were moved during installation. Turn on CPU power.
- 6. Perform post-installation checks listed in paragraph 2.9.

### 2.9 POST INSTALLATION CHECKS

Post installation checks consist primarily of checking the operation of the memory unit as an integral part of the data processing system in which it is installed. Since the functional checks depend upon the data processing system configuration and user application, the test routines to be used are left to the discretion of the user. Owing to the all-electronic nature of the memory unit, there are no mechanical checks or inspections to be performed once the unit is installed.

NOTE: Any unused "modified bus" backplane slot must have a bus grant card in location D, or the CPU will show bus error.

Again verify that the system is performing properly by running the appropriate memory diagnostics.

### 2.10 MAINTENANCE

The maintainability of the NS11L Memory is enhanced by the use of fixed timing sequences. Since all timing is self-contained on the card, and one card type is used, complete interchangeability is realized. A spare card can be used in place of a failing unit without the need for any timing adjustments.

# 2.10.1 Pretested Memory Replacement

One pretested memory device is plugged into an on-board socket for spare requirements. This spare memory device can be used to replace any failing memory devices in the field. The spare memory is at location Ul67.

The memory devices are all mounted in sockets, so that repairs can be effected on-site.

Paragraph 2.10.2 contains a listing of steps to follow prior to troubleshooting at the component level.

#### 2.10.2 Preliminary Checks


If the memory fails, the following preliminary procedure should be followed before component-level troubleshooting:

1. Check the memory installation; it must be installed facing the correct direction. (Memory components are facing the same direction as the CPU board components).

- 2. Insure that the YELLOW and RED LED's are not lit; the Yellow LED will light if the DC/DC convertor has failed and the Red LED will light if a parity error has occured.
- 3. Remove memory and visually inspect; wipe edge-connector with clean cloth.
- 4. Re-check the jumper connections and switch settings.
- 5. Re-install the Memory, carefully seating module in the chassis connectors.
- 6. Using the peripheral equipment, interrogate various address areas of the memory. (This will assure the module is fully operational).
- 7. When possible, switch with another module known to be operating properly. (Use the results to determine whether the problem is in the module or in the processor interface).

Figure 2-1 may be used for locating defective memory devices.

FIGURE 2-1
MEMORY COMPONENT BIT AND ROW ADDRESS LOCATOR



0	$\vdash$	7	m	4	5	9	7	<b>∞</b> .				H					
BIT	BIT	BIT	BIT	BIT	BIT	BIT	BIT	BIT	BIT	BIT	BIT	BIT	BIT	BIT	BIT	BIT	BIT

RAM IC's	MEMORY SYSTEM ADDRESS RANGE
U1-18 U19-36 U37-54 U55-72 U73-90 U91-108 U109-126 U127-144	0-16K(0-077776) 16-32K(100000-177776) 32-48K(200000-277776) 48-64K(300000-377776) 64-80K(400000-477776) 80-96K(500000-577776) 96-112K(600000-677776) 112-128K(700000-777776)
	O

#### SECTION III

### THEORY OF OPERATION

# 3-1 GENERAL

This section comprises a functional description of the memory card assembly. Description is divided into general discussion and detailed circuit description, each referring to appropriate block diagrams and schematics. The schematic diagram is located in Appendix A.

# 3-2 INTERFACE

3.2.1 Unibus; Standard, Modified and Special Bus

The DEC PDP-11 Unibus has three configurations. The

standard configuration differs slightly from the Modified

and Special configuration in pin designation. The Unibus

signals are delineated in Table 3-1.

TABLE 3-1 Bus Signals Viewed From The Connector End


PIN			
NUMBER	STANDARD	MODIFIED	SPECIAL
HOLDER	BIANDAND	HODIFIED	<u>BFECIAL</u>
AAl	INIT L	INIT L	INIT L
AB1	INTR L*	INTR L*	INTR L*
AC1	DOO L	DOO L	DOO L
ADl	DO2 L	DO2 L	DO2 L
AE1	DO4 L	DO4 L	DO4 L
AF1	DO6 L	DO6 L	DO6 L
AHl	DO8 L	DO8 L	DO8 L
AJ1	D10 L	D10 L	D10 L
AKl	D12 L	D12 L	D12 L
ALl	D14 L	D14 L	D14 L
AMl	PA L*	PA L*	PA L*
AN1	GND*	PAR. Pl*	A21 L
APl	GND*	PAR PO	A20 L
AR1	GND*	+15 BATT*	+15 BATT*
AS1	GND*	-15 BATT*	-15 BATT*
ATl	GND*	GND	GND
AUl	NPG H*	+20V (CORE) *	+20V (CORE) *
AVl	BG7 S0*	+20V (CORE) *	+20V (CORE) *
AA2	+5V	+5V	+5V
AB2	GND*	TP*	TP*
AC2	GND	GND	GND
AD2	D01 L	D01 L	D01 L
AE2	D03 L	D03 L	D03 L
AF2	D05 L	D05 L	D05 L
AH2	D07 L	D07 L	D07 L
AJ2	D09 L	D09 L	D09 L
AK2	Dll L	Dll L	Dll L
AL2	D13 L	D13 L	D13 L
AM2	D15 L	D15 L	D15 L
AN2	PB L	PB L	PB L
AP2	BBSY L*	BBSY L*	BBSY L*
AR2	SACK L*	SACK L*	SACK L*
AS2	NPR L*	NPR L*	NPR L*
AT2	BR7 L*	BR7 L*	BR7 L*
AU2	BR6 L*	BR6 L*	BR6 L*
AV 2	GND	+20V (CORE)*	+20V (CORE) *

<sup>\*</sup>Pins assigned in Unibus connector but not used by memory.

TABLE 3-1 Bus Signals Viewed From The Connector End (Cont'd)

PIN NUMBER	STANDARD	MODIFIED	SPFCIAL
BAl	BG6 H*	RESV*	RESV*
BBl	BG5 H*	RESV*	RESV*
BCl	BR5 L*	BR5 L*	BR5 L*
BD1	GND*	+5 BATT	+5 Batt
BEl	GND*	SSYN INT L*	A19 L
BFl	ACLO L*	ACLO L*	ACLO L*
BHl	A01 L	A01 L	A01 L
BJl	A03 L	A03 L	A03 L
BKl	A05 L	A05 L	A05 L
BLl	A07 L	A07 L	A07 L
BMl	A09 L	A09 L	A09 L
BNl	All L	All L	All L
BPl	A13 L	A13 L	A13 L
BRl	A15 L	Al5 L	Al5 L
BSl	A17 L	A17 L	Al7 L
BTl	GND	GND	GND
BUl	SSYN L	SSYN L	SSYN L
BVl	MSYN L	MSYN L	MSYN L
BA2	+5V *	+5V *	+5V *
BB2	GND *	TP *	TP. *
BC2	GND *	GND *	GND *
BD2	BR4 L*	BR4 L*	BR4 L*
BE2	BG4 L*	PAR DET L*	Al8 L
BF2	DC LO L	DC LO L	DC LO L
BH2	A00 L	A00 L	A00 L
BJ2	A02 L	A02 L	A02 L
BK2	A04 L	A04 L	A04 L
BL2	A06 L	A06 L	A06 L
BM2	A08 L	A08 L	A08 L
BN2	AlO L	A10 L	Al0 L
BP2	A12 L	A12 L	Al2 L
BR2	A14 L	A14 L	A14 L
BS2	A16 L	A16 L	Al6 L
BT2	Cl L	Cl L	Cl L
3U2	CO L	CO L	CO L
BV2	GND *	-5V (CORE)*	-5V (CORE)*

<sup>\*</sup>Pins assigned in Unibus connector but not used by memory.



NOTE DATA AND SSYNL MAY BE DLEAYED UP TO 405 ns DUE TO SIMULTANEOUS REFRESH AND MEMORY REQUEST.

FIGURE 3-1

# 3.2.2 SIGNALS

There are three types of signals; input, output and bidirectional. These signals are received, processed and passed back to the CPU in two logic levels: A high, or logic level one; and a low, or logic level zero. Specifications for these logic levels are as follows:

TYPE OF SIGNAL	LEVEL ONE	LEVEL ZERO
Bus Logic Levels	+0.8V or Less	+2.0V or More
Input Signal Logic Levels	1.3V Maximum 30 microamps typical at 0.8V	1.7V Minimum 80 microamps maximum at 2.5V
Output Signal Logic Levels	0.8V maximum at 70milliamps	2.4V minimum 25 microamps maximum at 3.5V

Memory System Interface Timing is given in figure 3-1. All timing is measured at the card edge connectors and is referenced to the +1.5V level of signal transition.

# 3.2.3 Types of Signals

There are three types of signals. Input signals, output signals and bi-directional signals.

# Input Signals

These signals are address and command signals. A00 through A17 (BH1-BS1,BH2-BS2) are address lines which determine memory location. A0 determines which byte is written when Byte Write (DATOB) is executed.

When addresses Al8 - A21 are used the following pin assignments are used (Special Bus Operation): Al8 - BE2

A19 - BE1

A20 - AP1

A21 - AN1

CO and Cl are the signals which determine the cycle mode. Cl selects Read or Write Cycle. CO selcts Byte Write or Full Write.

Master Sync, MSYN, is the Bus control signal which initiates memory cycle when memory is available (BVI).

Initialize, INIT, is used as a clear signal before MSYN occurs. It clears the Control Status Registers (CSR's) for bits 0, 2, 14, and 15 (AA1).

DC LO, when asserted, causes the memory to perform Refresh only. It also allows data retention should the battery back-up voltage be activated (BF2).

# Output Signals

SSYN is the Slave Sync signal. It tells the host system that memory is on line and data is ready for the Read Cycle. During the Write cycle, it indicates that address/data has been accepted by memory for processing (BU1).

PB is the signal which indicates that a parity error has been detected.

# Bi-directional Signals

D0 through D15 data lines are bi-directional. These
16 lines are used to communicate data information with
the Unibus I/O (ACl through AKl and AD2 through AM2).

# 3.3 ADDRESS (FIGURE 3-2)

The NS11L Memory accepts a full 22-bit address with the least significant bit being used to control Byte Write. The address lines to the memory are single rail and the addressing mode is random. Address signals are identified as A0 through A21 (See Figure 3-2.

A0 is used in the Byte Write mode as the byte selection control bit. Al through A21 can be decoded across a range of addresses from zero through 2,097,152 locations in memory. The extention of memory addressing through 2 Mega Words is achieved by the setting of Switch S2-7, which enables the buffer for bits A18 through A21 and allows them to be included in the address certification process.

Four Buffer chips receive the address from the bus. The address is stable on the Bus for 75 nsec, prior to receipt of MSYNC, the Master Sync pulse. During this time it is processed through the address selection circuitry (see Figure 3-2). The address buffers receive and pass all inputs from the bus to the

Address Latch, which is transparent until the Selection process is completed.

A0 through A17 are passed through the Address Latch chips. All through A14 go directly to the RAS/CAS Address Multiplexer where they select the Row and Column RAM address. This is discussed in greater detail later in this section.

Al3 through A21 are presented at the Starting Address Select circuitry and compared with the initial address entered in the nine switch positions located on Switches S1 and S2. These nine switch positions represent the minimum bus address to which the card can respond. When the Starting Address Selection process is complete, one of two conditions has been recognized:

- The bus address is either less than the minimum address configuration set by S1-1 through S1-8, S2-8.
- Or it is equal to, or greater than, the minimum switch settings.

If the address is less than the switch settings, it is rejected and no further action is taken. If, however, the address is found to be equal to or greater than the minimum switch setting, the Starting Address Select function outputs a normalized address. This address is the difference between the bus address and the address set by the switches. If the normalized address (NA14-NA17) is in the range set by the Memory Size Select circuitry (value set by S3-5 thru S3-8), the +ADDR SEL signal

is generated. The +ADDR SEL signal, when enabled by MSYNC, latches the address in the Address Latch and begins a memory cycle.

When the two criteria cited above are met, address bits NA15 and NA16 are presented to the Row Decode circuitry which selects a row of RAM on the card.

Al-A7 are multiplexed with A3-Al4 to become -Add 0-6, which transmit row address, then column address, during a normal cycle. During the Refresh Cycle the refresh addresses are provided by a refresh address counter.

The I/O Block is an area in Memory that is usually 4K words in size. It is normally located in the top 4K of Memory, i.e., from 124K words to 128K words, using a Unibus interface. It is located at the top of 2M words when interfacing with the Special Bus (from 1.996M to 2M). In the I/O address space, the Memory does not respond to Bus MSYN L unless the on-board CSR has been addressed. The I/O Block has a Size Select Switch which permits selection of 2K, 4K, or 8K words of I/O space. This switch (S2) is set as a part of the installation procedure. (Table 2-4)

CSR Address Selection is accomplished in the I/O region. The CSR, seen by the CPU as an I/O register, has assigned addresses which can be accessed (one of sixteen) by a Bus




FIGURE 3-2

Master via the Unibus or Special Bus. This address will contain diagnostic and error information (error address to the nearest 1K) if an error has occured. CSR operation can be disabled by closing S2-3.

The CSR starting address receives an enable from the I/O region (high) and Al-A4. The CSR address select circuitry compares Al-A4 with the CSR Addr switch setting (S3-1,2,3,4). If they are equal, then a +CSR ADDR signal is generated. These inputs combined with +MSYN, +READ or +WRITE produce -WRT CSR or -ENB CSR.

## 3.4 TIMING AND CONTROL (FIGURE 3-3)


The timing and control circuitry provides the necessary timing and signal control to allow the memory card to run full or refresh cycles. The T and C contains the Refresh arbitration network and refresh oscillator. A bus cycle can be delayed as much as 405ns if the request arrives after a refresh cycle has begun.

The START ENABLE circuit tests the memory card status and is the cycle arbitrator. A memory request from a bus master is initiated only if the following conditions exist: there is no refresh request waiting, there is no cycle presently in progress, the address is in the range of the memory card, and the address is not in the I/O region. If a refresh request had been present, the memory would have done a refresh cycle and then honored the bus request.

If the memory status allows a bus request to be honored, the START ENABLE circuit output is delayed and then sets the START FLIP FLOP. The delay insures that a race condition between a cycle request and a refresh request does not exist. The START F/F sets the FULL CYCLE F/F and enables the read and write SSYN F/F's. The START F/F output also disables the refresh enable circuitry. The FULL CYCLE F/F output enters the delay lines (200ns) which provide the memory card timing.

If a refresh request had occured during a memory cycle, the REFR REQ F/F would have been set. The refresh enable circuitry would have been disabled by the START F/F and the F CYCLE F/F. When both devices have been reset by memory timing at the end of the cycle, the refresh request is allowed to pass through the REFRESH ENABLE circuitry and a refresh cycle is initiated. The REFRESH ENABLE output also blocks any further bus requests until the refresh cycle is terminated.

Refresh of the dynamic RAM's takes place every 15 uSec. The RAM is refreshed to prevent loss of existing DATA. Refresh is accomplished by the selection of a particular Refresh RAS Address, and inhibiting Row Decode so that all rows of RAM are selected. A counter in the Refresh Address Counter and Multiplexer increments once each time a Refresh Cycle is completed. This counter sets up the RAS address selection process for the next Refresh Cycle, thereby stepping the refresh activity completely through the memory every 2 milliseconds.



U-LU

# 3.5 MEMORY ARRAY (FIGURE 3-4)

The Memory Array is comprised of 144 16K Dynamic Rams in a 8x18 matrix. Each Byte contains 128Kx9 bits of memory; eight data bits and a parity bit. Addresses AØ thru A6 are common to all Rams. RAS and CAS signals (1 of 8) are common to each row. Basic Array organization is shown in Figure 3-4.


## 3.6 DATA PATH (FIGURE 3-5)

The read and write data paths are depicted in figure 3-5. During a write cycle, the bus data passes through the transceivers and is latched by the -LTCH and ENBL signal. The data latch outputs are tri-state and are enabled by the -CTRL signal. The data latch outputs are enabled during a WR cycle and for the last half of a RD cycle. The data lines to the array are bi-directional for bits 0-15. The data latch outputs drive the data lines to/from the array and also are tied to the parity generation and check circuit, where the parity bits (DIPØ, DIP1) are generated and sent to the array.

During a read cycle, the data from the array appears on the bi-directional data lines DO-D15. The data goes through the transceiver onto the bus, where it is fed back through the receiver portion of the transceiver and is latched by the data latches after the data stabilizes. The data latch outputs are then enabled, ensuring data on the bus until MSYN is no longer asserted. The data out of the array, along with the parity data outlines (DOPØ, DOP1) is checked by the Parity check circuit for odd parity. If an error is detected, the +error signal is generated and a parity error flag (BUS PB) can be asserted on the bus.


## 3.7 CSR/Parity Operation (Figure 3-5)

The NS11L memory is capable of performing parity and CSR functions equivalent to the M7850 parity controller. The



memory is compatible with all modified Unibus parity or non-parity memories. The memory does not require an M7850 parity controller; however, an M7850 may be required for other parity memories that may be on the same backplane. The presence of the M7850 does not affect the NS11L.

The control and status register (CSR) in the NS11L allows program control of certain parity functions and contains diagnostic information (error address to nearest 1K) if an error has occurred. The CSR is assigned an address and can be accessed by a bus master via the Unibus or the "special bus". Each NS11L or M7850, in a given backplane, must be assigned a different address. (For address assignment see Table 2-7). Some CSR bits are cleared by the assertion of BUS INIT I as part of the processor power-up sequence. The CSR Bit assignments and operational description are as follows:



BITS 1,3,4,12,13 These Bits are not used and are always read as logical 0's. Writing into these Bits has no effect on the CSR.

#### BIT 0

Error Indication Enable - This Bit, when set (Logical 1), allows the memory to assert BUS PB L (AN2) when Data is retrieved from memory if a Parity error has been detected. This Bit is a Read/Write Bit and is cleared by BUS INIT L.

### BIT 2

Write/Wrong Parity - This Bit, when set, causes the NS11L to Write Wrong Parity (even) when Data is written during a Write cycle (DATO or DATOB). A parity error will then be detected when this Data is read during a Read (DATI or DATIP) cycle. The detection of the parity error causes the parity error flag to be asserted. This Bit is set for diagnostic purposes and is cleared for normal operation. Bit 2 is a Read/Write Bit and is cleared by BUS INIT L.

#### BITS 5-11

Error Address - Once a parity error has been detected, these Bits contain a partial address of the faulty Data that caused the parity error. In Unibus operation, address Bits All-Al7 are in CSR Bits 5-ll respectively, specifying the faulty Data location to a lK segment of memory. In special bus operation, the address placed in Bits 5-ll is determined by Bit 14. Bits 5-ll are Read/Write Bits and are not cleared by BUS INIT L.

### BIT 14

Special Bus Error Retrieval - This Bit, when set, causes the memory to place Al8-A21 of the faulty Data location into CSR Bits 5-8; logical 0's are placed in Bits 9-11. Address Bits Al1-Al7 are placed in Bits 5-11 when Bit 14 is cleared. In special bus operation, Bit 14 is a Read/Write Bit and is cleared by BUS INIT L. In Unibus operation, Bit 14 is a Read only Bit and is always a logic 0 (clear).

#### NOTE:

In normal special bus operation, Bit 14 is a logic 0. If a parity error has occured during special Bus operation, the partial address (All-A21) of the faulty Data is retrieved with the following sequence:

- a) Read CSR to obtain All-Al7. Bit 14 should be read as a logical 0.
- b) Write a logical 1 in Bit 14 of the CSR.
- c) Read CSR to obtain A18-A21. Bit 14 should be read as a logical 1.

### **BIT 15**

Parity Error Bit - This Bit, when set, indicates that a parity error has occurred. Bit 15 is a Read/Write Bit and is cleared by BUS INIT L.

### NOTE:

The on-board CSR can be disabled by closing (ON) Switch \$2-3.

### 3.8 DC-TO-DC CONVERTOR (FIGURE 3-6)

The NS11L employs a DC-to-DC convertor switching regulator that operates as flyback convertor in a step-up mode. The basic circuit is shown in Figure 3.6.

switch Sl closes, the applied voltage drops to When almost zero  $(V_a=V_y)$ , and the voltage (Vin-Vs) applied across the inductor, causing the inductor current to increase linearly. Because the applied voltage is less than the output voltage, the diode is reverse-biased and current cannot flow to the output. When the switch opens, the inductor current cannot change instantly and the applied voltage changes to the total of the output voltage plus the diode voltage. At this time current can flow through the diode to the load capacitance and the inductor current decreases at a linear rate, determined by  $Vout(+ V_D-Vin)$ . Timing adjustments control the average diode current  $(I_{D1})$  so it is equal to the load current. The diode current can only flow during off-time, so the maximum output current is (Ipk/2)  $(T_{off}/T_{on}+T_{off})$ . If the load current is less than the maximum output current, off-time is increased by a dead time with no current to the output. Input current can flow during both on and off times, so the average input current is always greater than the maximum output current.

In figure 3-6, the designations correspond to schematic reference designations as follows: L=L1,  $S_1=\Omega^2$  thru  $\Omega^5$ , D1=CR5, CR6, Co=all capacitance on +12V line.

Main control for the convertor is handled by a pulse width modulator that controls on time, off time, dead time, voltage regulation and soft-start sequence. If the DC-to-DC convertor circuitry should fail, or the convertor input voltage fuse should blow, the amber LED (DS2) will light.




FIGURE 3.6




FIGURE 3-7

# SECTION IV


## APPENDIX A


# Reference Drawings


This appendix contains the schematic, assembly drawing and bill of material pertaining to the NS11L memory card.


870103841 Schematic


980103841 Assembly and Bill of Materials

























OF .			н	04 • 05 • 09 •	AS I	REQD		KEY (1)	D ·	WITH WITH REFE SPECI	OUT E	E	KEY .					RELEA	ASED FO	RASSEMBLY	1		ERIAL NO. 3841	
FIND NO	_	_	DUAN	T1TY	PER	ASSE	MBLY		000	OF	KEY (1)	KEY (2)		NUMBER ICE DOCU				TIT	LE/DESC	RIPTION		EF ESIG.	REMA	RKS
7	-	_		-		-	_	-	000	ME AS	-	-							-		-	-		
ż	-	-	$\vdash$	-		-		-			-	-												
3					_	$\vdash$		-	0	04	R	-	87010	3841-	- 001	SCI	HEN	IATI	C [	IAGRAI	_	-		
4									0	04	R	-	42710								-			
5									0	04	S		42510								$\neg$			
6									0	04	S		42610								_			
7																								
8											Г										$\neg$			
9									1	04	D		55110	3841	-002	PC	B	DAR	D					
10																								
11									L	04			482000	354	-001	1.0	. 74	L50	0				U166	
12		_				L	_	L	8	04	L	L	48200	0079	-001		70	1500	2				L146,	153,
13		_	<u></u>			-	_	L	L		<b>⊢</b>	<u> </u>				$\perp$							159,16	2,178
14						↓_	<u></u>	L_	L.		<u> </u>	_	ļ										192,19	5,208
15				Щ		<u> </u>	<u>_</u>		4	04	_	_	48200	0180	-001	1.0	.74	504	<u> </u>				U154	
16			_		_	_		_	_														173,2	209
			├	-		-	-	-	-	NOTE	S													
ASSY					_																			
USAGE	$\Box$		_		_				L	-	1	E V	F	-		<del></del>			TITLE					
HEF			-		_	-	-	-	-		$\vdash$			E E	B1	1-	1	E	NS					
										ENG CHG	·	IG NO.	24014											
WRITTE	N BY			ATE	DES	SIGN	_		ATE		-	PPR	7/2/80 SIS	7/2/30 SJ.2	9/5/8	1/6/		10-1	144	VECY B	YIE	ME	MOR	Y
D).		SP.	_		•					-	1						~	KH-	SIZE	BILL OF MATE				,
CHECKE			0	ATE	APF	PROVI	D	(	ATE	1		4	National 2900 Semio						SIZE	980103			00	s= 1 of 9

OF MEAS	02 •	EACH INCH FEET		<b>75</b> •	BULK AS RI OTHE	QD.		(EY	• WITH	OUT	CE	KEY .				RELE	ASED FO	R ASSEMBLY	1		1841 1384	
FIND NO		0	JANT	1777	PERA	SSEM	BLY	100	OF OF	KEY (1)			NCE DOCU			TIT	LE/DES	CRIPTION		REF DESIG.	REMA	RKS
17		$\neg$		1	$\neg$	1		2	04	T		48210	0672	-001	1.C.	74508	5				4171,	222
18				T				3	04				01344		$\neg \top$	74510	,				4161,16	
19				T	1		T		04				00299			74511					4180	
20						1			04			4820	01345	-001		74520					4176	
21								1	04	·T	T	4820	0043	8-001		7452					4163	
22			Т						04	. [		4820	00033	5-001		7453	0				Ш175	;
23								1	04				0077			745	37				4145,19	50,15
24					$\perp$																164,200	
25	_								04	-		4820	00164	-001		7438	3				4160	
26	1								04	1		4820	00179	1-001		745	74				4177	
27	_		1						04	ıL		4821	0036	5-001		74 LS	74				1191	
28	_		$\perp$		_				04			4820	0004	3-001		7479	5				UZZ	3
29	_		$\dashv$	_	_				104			4821	03940	6-001		748	5				1197	
30	Ĺ		$\perp$	1		_			04	-	1	4820	00300	0-001		745	86				1194	1
31	<u> </u>		_			1			104			4821	01175	-001		74L	5123	3			U20	5
32	_								04	-		4821	0084	0-001	1.0	. 745	132				1162	<u>,                                     </u>
ASSY			#						NOT	ES												
USAGE REF						_		-	$\top$	F	REV	F	G	GI	Тн	E	TITLE					
		$\exists$	J	7	1	1	_		] EN		HG NO	2401	1 44049	EC0	450	9 PCO	NS	111				
	$\vdash$	1	+	+	-+	+	-	+	СН	, [	DATE	7-	1-	-	4.4	-		MEGA B'	4	E ME	MOR	Y
DIA		-)	DA	TE	DESI	5N		DAT	-		APPR			1-	1-	-   -	L.					
CHECKE	-		DA	TE	APPR	OVE	)	DAT	E	A			al Semic				SIZE	980103			00	SH 2

OF MEAS	02 •	EACH INCH FEET	05	• BUL • AS !	REOD		KEY (11	D ·	WITH WITH REFE SPECI	DUT E	E	KEY .					RELE	ASED F	H ASSEMBLY	98010	384	
FIND NO		ου	ANTIT	Y PER	ASSE	MBLY	_	000	OF ME AS	KEY (1)	KEY (2)		T NUMBER				TIT	LE/DES	CRIPTION	REF DESIG.	REMA	ARKS
49				т				4	04	_		48210	2662	-001	1.0	. 30	48				Ш51,	165,
50		$\neg$	T	T						_											207,7	221
51	1							5	04			48210	3697	-001		8	641				U229	-23
52			1					5	04			4820	00249	3-001		8	837				U224	-22
53								1	04			48210	2598	-012			MI	óΚ			4167	
54	1			Т																		
55	,		1					145	04			21410	2685	-003	1.	C. <	OCK	ET,	16 PIN		11-1	144
56			1	T																	167	
57	3		1	T				2	04			611100	900.	-100	DI	ELA	Y LIN	E	00 ns		4155	,15
58	-		T	T							Γ											
59	-										T											
60	Ì							3	04			51310	7003	-008	51	NITO	CH, D	10,3	PST, 8 POS	5.	51-	3
61																						
62	·			L				1	04			4801	0560	1-001	TR	ANSI	ENT	SUE	PRESSO	CRI	GENE	RAL
63	<u>}_</u>																				SEMIC	ONDU
64	į			Τ																	INDUST	RIES
	_		Ţ	Ţ					NOTE	s												
	<u> </u>	-	+	+-	-	├	$\vdash$	$\vdash$	¥													
ASSY USAGE			1									<del></del>										
REF	_		-	1					}	RI	EV	F	G	GI	$\perp$	H	E	TITL	: 511L			
	-	+	+	+-		-		-	ENG.	C	1G NO	24014	44049	44076	4	4167	PC0 24009					~~
	-			_					THE	-	ATE	<del>  -</del>	-	-	$\perp$	- 1		1/4	MEGA BY	YTE N	1EMO	KY
AI.G			DATE	DES	IGN		0	ATE	!	] A	PR			<u> </u>			_		·			
CHECKE	<del></del> -	0K-	DATE	APF	ROVE	D	D	ATE	1				Semic					SIZE	980103		000	SH 4

OF MEAS	02 •	INC	н	04 • 05 • 09 •	AS F	REOD		KEY (1)	D ·	WITH WITH REFE	OUT B	E	KEY .				RELE	ASED FO	OR ASSEMBLY			3841 -	.000
FIND NO			QUAN	TITY	PER	ASSE	MBLY		000	UNIT OF ME AS	KEY (1)	KEY (2)		NUMBER			TIT	LE/DES	CRIPTION		REF ESIG.	REMA	RKS
65									3	04			481100	853	-001	DIODE	IN	581	7			CR2	6.7
66			П						T	04						DIODE		523				CR3	
67									4	04			481101	049 -	001	DIODE	IN	453	1			CR4,5	,8,9
68																							
69																							
70									1	04			39410	5352	-001	LED	(REC	)				DSI	
71	Г								T	04	,		394105	352	-002	LED	(YEL	LOV	1)			DS2	
72																							
73																							
74	1								1	04			518102	2113 -	011	FUSE	4.0	Δм	P			FI	
75									1	04			18010	5031-	-001	INDUC	TOR	15	50 MH			LI	
76																							
77												L											
78						L			1	04									ET, 2N5			QI	
79						_			1	04									2N4014			Q2	
80									4	04			48010	5342	2-001	TRANS	SISTO	R,	2N350	6		Q3-	6
	L									NOTE	s												
	$\vdash$		$\vdash$	-		-	-	-		1													
ASSY JSAGE										<u> </u>	_			·									<u>:</u>
REF	<u> </u>		Н			_		_		}	RE		PCO	B	EI	H	E	TITLE	i Ht				
	$\vdash$	-	$\vdash$	-		-	$\vdash$	$\vdash$	-	ENG.	-	IG NO.	24014	44049	44076	6 4A\67	PC0 24009	1					
					_					\ \frac{1}{2}	-	ATE	1-		1=	1-		1/41	MEGA E	SYTE	- 1	IEMOR	ZΥ
D.T	N B Y			ATE	DES	IGN		D	ATE		AP	PR	1-			$\perp = \perp$		_	T				
HECKE		-010		ATE	APP	ROVE	D	0	ATE	1	4					r Corporati Clara, Calif. 95		SIZE	9801			-000	s+ <u>5</u>

MEAS	02	· EAC	н	04 • 05 • 09 •	A's	REQU		KE Y	D R	WITH WITH REFE SPECI	DUT 8	E	KEY .					RELEA	ASED FO	OR ASSEMBLY	1		7841 1384	
FIND NO	_		MAUC	TITY	PI A	ASSE	MBLY		000	UNIT OF ME AS	KEY (1)	KEY (2)		T NUMBER				TIT	LE/DES	CRIPTION		REF DESIG.	REMA	ARKS
33								Т	1	04			48200	00310	-001	1.0	2.74	513	3		$\neg$		Ш174	
34							Г	Т	T	04			48200					5138					4179	
35									5	04			18210	0784	-001		74	LSI	57		$\neg$		11186	.187
36													1								7		188,20	
37	1				_			Г	2	04.			48200	0312-	001		74	-5158	3				U199,	
38		Г							4	04			482100				74	LSIT	14				Ш189	
39									$\Box$			Г	1										201.2	
40								Т	T	04			48210	177-	001		74	1526	0				4170	
41									2	04			482.00	0342	-001			4528					Ц213.	214
42							Γ		3	104			48210	2505	-001			4528					Ш185,	
43								Г	7	04			48210	3947	-001			1L53			$\neg$		<b>∐210</b> ,	
44									T														215,216	
45	L							Π	1	04		Γ	48210	2639	- 001		7.	4 LS 3	393				U193	
46								Г	П	04			48210	3971	-001		7	5452	2				11219	,
47									T	04			48210	14567	7-001	1,	C 3	524	-	***************************************			U149	,
48																							<b></b>	
										NOTE	S.												·	
ASSY USAGE	$\vdash$	<u> </u>	-		-	+-	+	-	╁	<u> </u>														
REF										1	RE	V	F	G	G1		Н	E	TITLE					
			_							ENG. CHG	-	IG NO.	24014	44049	4107	6 4	ECO 4167	PC0 24009		IIL NEGA B'	マナ	E M	ENAGE	- V
WRITTE			D	ATE	Df	SIGN		_	DATE		-	PPR	-	<u> </u>		+		_	1"4"	- 1- 04 0		_ (-)		~ 1
CHECKE BADBHD			D	ATE	AF	PROV	ED		DATE	1	2			I Semico			•		SIZE	980103		-	00	sH <u>3</u> of 9

UNIT OF ME AS	02		:H	04 • 05 • 09 •	AS	REQU		KE Y (1)	D ·	WITH WITH REFE SPEC	DUT I	35	KEY .						RELEA	SED FO	R ASSE	MBLY	1		3841	
ITEM/ FIND NO		ī	QUA	TITY	PER	ASSE	ABLY		000	OF ME AS	(1)	KEY (2)			NUMBER.				TIT	LE/DES	CRIPTIC	N		REF DESIG.	REM	ARKS
81	_	1	1		_			_	3	04			4741	01	854	-002	RES	. 2	10D I	OPIN	SIP	10	K		RPI.	-3
82		1	1				7		Ť	_	_	1														
83		!							18	04			4701	01	134-	-019	RES	CC	2 15-7	1/	aw	5%	, ,		R1-1	7.19
84					_				10	04									IOK						R18.	
85																										34.50
86	,	1										T													57	
87	}		1						3	04			470	101	134-	-051	RES	.C	C,330	2~.	18W	5%	0		R21,	22,23
88			1						1	04		T							c 471						R24	
89									1	04			470	100	611-	043	RE	5,0	C 15	٥-٨	,1/4	W,5	%		R25	
90	7	İ	1			П			4	04			470	101	135 -	-001	RES	5,0	-c, l,n	- , 1/:	zW,	5%	٥		R26	-29
91	1								П	04			470	10	1135-	-038	RE	5,0	26,30	óљ,	1/zu	1.5	1/0		R30	)
92.										04			470	100	0611-	-071	SE.	5,0	c, 2.	2K	1/41	V.5	%		R31	
93	*	-							1	04			470	100	0611	- 055	RE	5,0	cc,4	70,	1/4 V	v.5°	%		R32	
94		i.	:						1	04			470	100	3611.	-087	RE:	S,C	c, 10	K, I,	/4 W	1,5%	6		R33	
95	<u>}</u>	_	-	<u>i</u>					L	04	-	$\perp$	474	102	2565	5-096	RES	s, F	ILM,	8.87	K,1	BW.	1%		R34	
96	<u> </u>	<u>i</u>	_	L					3	04			474	102	2565	5-038	RES	S,F	ILM,	2.21	K, 1,	BW.	1%		R35	-37
ASSY	E		+							NOT	s															
USAGE REF		T	T						t		R	E۷	F		G	51	H		E	TITLE						
	5_	1	$\vdash$			Γ.				ENG	c	HG NO	240	24	44049	EC0			24009	NS	3116					
	<u> </u>	+			_	+-		-	+-	СНС	0	ATE			-	-	-	/	_	1/41	VEG	ΔB,	YTE	ME	MOR	?Y
WRITT	EN 81	,		ATE	DE	SIGN			DATE	_	^^	PPR			_	_	_		_							
CHECK	U ( 6			ATE	АР	PROVI	0		DATE		4					onducto	-			SIZE	1	OF MAT		. NO 341-	000	s+ <u>(6</u> or <u>9</u>

OF • 0	01 • E 02 • 19 03 • F	€CH	05 •	BULK AS RE OTHE	EQD		EY 0	• WITH	OUT EREN	CE	KEY .			RELEAS	ED FOR ASSEMBLY	1	03841
TEM/		QUA	YTITY	PER A	SSEM	BLY		UNIT	100	KEY (2)	PART NUM			TITLE	DESCRIPTION	REF	REMARK
NO !	-	4	$\vdash$	4	4	-	oa	ME A	1 "	121	HEFERENCE.U	OCOMENT					<u> </u>
29	+	4-	$\vdash$	-	+	-	-	١.,	+	-							
30	+	4	H	4	4	$\dashv$	19		-	-	16010179						1
31		+	$\sqcup$	-	_	$\dashv$	4			-					OR PAD		93-4
32	+	4	$\sqcup$	4	_	4	_ 3			-	2151004	16-003	TERN	VINV	_		<del> </del>
33	_	-		4	4	_	11	04		1	9801038	47-001	STIFF	ENE	R-CAM LOC	K	
34							6	-0		_					56 × 3/16,LG,	PH	
35							6	04	·L		2821004						
136							0	04	L		4821037	30 -001	IC, 1	6K, R/	9M		7
137								04			4821029	39 - 112	8K PART	TIAL RA	M, PHALF, 200	D NS	7
38							C	04	F		4821030	60-112	BK PART	TAL RA	M, HALF, 20	ONS	7
139		Т	П	П			$\top$	T	T	T							
1401								1	T	T							
141		T							Τ	T							
42				T	П		T	Т	Т	Г							
43	Т	T	П	П	T			Т	Т	T							
441		T		T	$\neg$		_	1	T								
					$\neg$			NOT	ES		^						
	$\perp$			_			$\perp$	]									
ASSY -	-		+	-+	-			4									
SAGE	+	+	+	+	-+	-+		1	,	ΕV	FE	- GI	Ы	Е	TITLE		
t								J	, 6	HG NO			H ECO	PCO_	NSIIL		
F	$\pm$	$\pm$		_	_	$\equiv$	$\pm$	EN CH	-	HG NO	21014 44	49 4407	6 AA167	PC0 24009	NSIIL MEGA	2416	МЕМО

FORM NO 0011A

OF . MEAS	02	• EA • INC • FEI	н	04 • 05 • 09 •	AS I	REQD		KEY (1)	D ·	WITH WITH REFE SPECI	DUT RENI	CE .	KEY .				RELEA	SED FO	R ASSEMBLY	1	MATERIAL NO 103841	
FIND NO		_	QUA	TITY	PER	ASSE	MBL	,	444	OF ME AS	KEY (1)	KEY (2)	PART	NUMBER:			TIT	LE/DES	CRIPTION	REF		ARKS
97	_		┢	Н	-		_	<del>                                     </del>	١	04	-	+-	47010	3/-11 -	103	DESC	C 171	/ 1/	4W .5%	+-	R38	
98	-	-	<del> </del>	$\vdash$		$\vdash$	_	╁╾	+	04	-	+-							4W.5%	-+	R 39	
99	$\vdash$	-	$\vdash$	$\vdash$	_	$\vdash$	-	-	2	04	-	+-							1/8W.5		R40	
00	-	-	$\vdash$	$\vdash$		-	-	$\vdash$	2	04	-	+-							-, 1/8W,5		R41.	
101	-	$\vdash$	$\vdash$	1-1		-	-	╁	-	04	-	+-							1/8W.5		R41	
102	-	╁	╁	$\vdash$		-	├-	╁	+	04	-	+										
103	-	⊢	╁	$\vdash$		$\vdash$	-	╁	1		H	+-							. 1/8W.5		R45	
	<u> </u>	╁	⊢	$\vdash$		-	-	-	2	04	⊢	+							1/8W,5		R46	
104	<u> </u>	+	⊢	$\vdash$		-	├-	+	1	04	-	+-							1/8W.5		R4	
05	-	+	+	-		-	}_	+-	1	04	-	+-	147410	2565	-120	RES,	-ILM	6.2	K.1/8W,1	70	R55	
106	<u> </u>	-	ـ	$\vdash$		<u> </u>	L	1	<u> </u>	<u> </u>	-	+	ļ									
107	<u> </u>	4_	-	Н		<u> </u>	L	_	ļ.,		1	+-										
108	L	╄-		$\perp$		_	L.	1	166	04	┖	-	151104	<del>-975 -</del>	-012	CARC	ER.	474	1F,50V,10	%	CI-12	
109	ļ	₩		$\vdash$		_	1	╄	<u> </u>		L	-									152-	
110	<u> </u>	-	1	$\perp$		L	L	1		<u> </u>	┡	1_										- 179,
111	<u> </u>	-	╙			L	_	1	_	1	1	_	L									- 187
112	_	1	1		_		L	L		<u> </u>	L	_				·					190	-196
	<u> </u>			-		<u> </u>	L	1	1	NOT	S											
	_	+	+	+		-	-	+	-	i												
ASSY .						_	$\vdash$	t	$\vdash$		_				,							
REF			L							1	F	EV	F	B	GI	H	E	TITLE				
	<u> </u>	+-	╁	-		-	-	+-	-	ENG		HG NO	124014	440A9	44076	\$ 44161	24009	NS	SIIL			
								T		СНС		ATE	_	-				1/4	MEGA	BYTE	MEN	MORY
WRITTE	N 8 Y		(	PATE	DE:	SIGN			DATE			PPR	_	-	_	T-	_	Ľ				
<u>4</u> [ <u>С</u>		00		ATE	API	PROVI	E D	-	DATE							r Corporat		SIZE	98010			sh Z

UNIT OF ME AS	02 •	EACH INCH FEET	05	AS Of	REOD		KEY (1)	D ·	WITH WITH REFE SPECI	DUT E	E	KEY .						RELI	EASED I	FOR A	SSEME	BLY	1		O384	
FIND NO		au	ANTITY	PER	ASSE	MBLY		000	UNIT OF ME AS	KEY (1)	KEY (2)			NUMBER CE DOCU				ŢI	TLE/DE	SCRIP	TION			REF DESIG	REM.	ARKS
113		$\dashv$	+					21	04			155	10	5443	-005	C	AP.	TANT	. 15	/1F	25	V. 2	09		C127	-141
114		$\dashv$	+		$\vdash$		-	-	<u> </u>	$\vdash$	$\vdash$	1,75		J-7-1-2		-			- 13			-,	- 10		188,	
115		_	+-		$\vdash$		-	$\vdash$	<b>-</b>	1	1	-				1							_		197-	
116		$\neg$	+		<u> </u>		<u> </u>	1	04	$\vdash$	<del>                                     </del>	151	00	0049	3-001	C	1P. C	ER.	ااء	F.F	O V		$\neg$		CZO	
117	1	$\dashv$	+	-	1			ti	04	T	$\vdash$							ANT.					0/0		C142	
118	<u> </u>	$\vdash$	+	†	T	_		T	104	1	<b>†</b>							ANT.							C150	
119	1		+	<del>  -</del>	$\vdash$	$\vdash$		1	04	1	+							CER.							C158	-16
120		$\vdash$	+	T-	T		1	li	04		$\vdash$							CER							C148	3
121	1				t	1	t	ΤĖ	04	1	1							CER.							C14	7
122	1			1	1			Ti	04	1	T							CER.							C180	5
123			1	1	1			5	04									TANT.							C/42	
124	Г				T			T			T	<u> </u>				T						,			144-	146,
125							Г	Т	1							T									151	
126	1							0	04	-		600	10	7004	-005	W	IRE	KYNAR	INS,	24A)	VE,S	olid E	irw.			
127	T				Г				1														-			
128								T	1	L						T										
ASSY			#						NOT	ES:																
USAGE	$\vdash$	+	+	$\vdash$	+	-	+	+-	┌	R	EV	F	:	G	Gi	T	H	E	TIT							
			$\bot$	L	T			1_	ENG	C	HG NO	1240	90	E C 0	ECO	16 1	ECO 141167	2400		SI				_		
	$\vdash$	-	+-	$\vdash$	+	1	+	+-	СНС		ATE	-		-	1				71/4	1 M	EG	۱۸	341	E	MEM	OKY
WRITTE			DATE	OE	SIGN	_	_	DATE	1	-	PPR	T-		_	-			_	7							
CHECK			DATE	AF	PROV	ED		DATE		1	1			Semic enductor D					SIZ				36		-000	SH